

# *Gain and Attenuation Volume Controller IC*

## *4 Sets of Stereo Input, Low voltage*

### *Gain and Attenuation 15~ -79dB*

#### FEATURES

- Operation range: 2.7V~6.5V.
- Low power consumption.
- Gain/Attenuation: 15dB to -79dB.
- +1dB/step, -1dB/step and -10dB/step are controlled independently.
- Good PSRR and low pop noise.
- I<sup>2</sup>C interface.
- Housed in 16 pin SSOP package.


#### APPLICATIONS

- Multimedia system.
- Hi-Fi audio system.
- MP3 , PDA.

#### DESCRIPTION


The MS6258 is a stereo audio volume controller IC with 4 sets of stereo input. It uses CMOS technology specially for the low voltage application with low noise, rail-to-rail output. The MS6258 provide an I<sup>2</sup>C control interface with gain / attenuation range of 15dB to -79dB. The gain and attenuation, +1dB/step, -1dB/step and -10dB/step are controlled independently. The initial condition is set to be maximum attenuation -79dB (-70dB + -9dB), gain 0dB and mute on mode when the power is up.

#### BLOCK DIAGRAM



**PIN CONFIGURATION**

<b>Symbol</b>	<b>Pin</b>	<b>Description</b>
A.O.	1	Address option *
L-IN4	2	4 <sup>th</sup> left channel input
L-IN3	3	3 <sup>rd</sup> left channel input
L-IN2	4	2 <sup>nd</sup> left channel input
L-IN1	5	1 <sup>st</sup> left channel input
L-OUT	6	Left channel output
V <sub>SS</sub>	7	Ground
SDA	8	I <sup>2</sup> C data input
SCL	9	I <sup>2</sup> C clock input
V <sub>DD</sub>	10	Positive supply voltage
R-OUT	11	Right channel output
R-IN1	12	1 <sup>st</sup> right channel input
R-IN2	13	2 <sup>nd</sup> right channel input
R-IN3	14	3 <sup>rd</sup> right channel input
R-IN4	15	4 <sup>th</sup> right channel input
V <sub>REF</sub>	16	Reference voltage = 1/2V <sub>DD</sub>



Note: 1. Pin 1 is set to Lo or open , the address code is 88H (10001000B).

2. Pin 1 is set to Hi , the address code is 8CH (10001100B).

3. The V<sub>REF</sub> connects a capacitor to Vss.

**ORDERING INFORMATION**

<b>Package</b>	<b>Part number</b>	<b>Packaging Marking</b>	<b>Transport Media</b>
16-Pin SSOP (lead free)	MS6258SSGTR	MS6258G	2.5k Units Tape and Reel
16-Pin SSOP (lead free)	MS6258SSGU	MS6258G	100 Units Tube

RoHS Compliance

**ABSOLUTE MAXIMUM RATINGS**

<b>Symbol</b>	<b>Parameter</b>	<b>Rating</b>	<b>Unit</b>
V <sub>DD</sub>	Supply Voltage	6.5	V
V <sub>ESD</sub>	Electrostatic Handling	-4500 to 4500	V
T <sub>STG</sub>	Storage Temperature Range	-65 to 150	°C
T <sub>A</sub>	Operating Ambient Temperature Range	-40 to 85	°C
T <sub>J</sub>	Maximum Junction Temperature	150	°C
T <sub>S</sub>	Soldering Temperature, 10 seconds	260	°C
R <sub>THJA</sub>	Thermal Resistance from Junction to Ambient in Free Air SSOP16	210	°C/W

## OPERATING RATINGS

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>DD</sub>	Supply Voltage	2.7	-	6.5	V

## 5V ELECTRICAL CHARACTERISTICS

(V<sub>DD</sub>=5.0V, V<sub>SS</sub>=0V, Attenuation=0dB, Gain=0dB, f=1kHz, V<sub>O</sub>=0dBV, V<sub>REF</sub> Cap=10uF; unless otherwise specified)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>DC Characteristics</b>						
I <sub>Q</sub>	Quiescent current		-	3.8	4.2	mA
A <sub>GA</sub>	Gain/Attenuation	Max gain	-	15	-	dB
		Max attenuation	-	-79	-	dB
A <sub>STEP</sub>	Gain/Attenuation step		-	1	-	dB
E <sub>GA</sub>	Gain/Attenuation step error		-	0.3	-	dB
CS	Channel separation		95	105	-	dB
PSRR	Power supply rejection ratio	Vripple = -20dBV, 100Hz	-	53	-	dB
MUTE	Mute Attenuation	Vin=0dBV	-	85	-	dB
R <sub>in</sub>	Input Impedance		18	20	-	kΩ
R <sub>out</sub>	Output Impedance		-	50	100	Ω
<b>AC Characteristics</b>						
V <sub>O</sub>	Maximum output voltage swing	(THD+N)/S < 0.1%	-	4.8	-	V <sub>pp</sub>
THD+N	Total harmonic distortion plus noise		-	-69	-64	dB
S/N	Signal-to-noise ratio	V <sub>O</sub> =4.5V <sub>pp</sub>	95	100	-	dB
<b>Bus Characteristics</b>						
V <sub>IH</sub>	Bus high input level		-	-	0.7V <sub>DD</sub>	V
V <sub>IL</sub>	Bus low input level		0.3V <sub>DD</sub>	-	-	V

**3.3V ELECTRICAL CHARACTERISTICS**(V<sub>DD</sub>=3.3V, V<sub>SS</sub>=0V, Attenuation=0dB, Gain=0dB, f=1kHz, V<sub>O</sub>=-3dBV, V<sub>REF</sub> Cap=10uF; unless otherwise specified)


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>DC Characteristics</b>						
I <sub>Q</sub>	Quiescent current		-	3.7	4.1	mA
CS	Channel separation		90	100	-	dB
PSRR	Power supply rejection ratio	Vripple = -20dBV, 100Hz	-	52	-	dB
MUTE	Mute Attenuation	Vin=-3dBV	-	80	-	dB
<b>AC Characteristics</b>						
Vo	Maximum output voltage swing	(THD+N)/S < 0.1%	-	3	-	Vpp
THD+N	Total harmonic distortion plus noise		-	-69	-64	dB
S/N	Signal-to-noise ratio		85	90	-	dB

**2.7V ELECTRICAL CHARACTERISTICS**(V<sub>DD</sub>=2.7V, V<sub>SS</sub>=0V, Attenuation=0dB, Gain=0dB, f=1kHz, V<sub>O</sub>=-3dBV, V<sub>REF</sub> Cap=10uF; unless otherwise specified)


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>DC Characteristics</b>						
I <sub>Q</sub>	Quiescent current		-	3.2	3.6	mA
CS	Channel separation		90	100	-	dB
PSRR	Power supply rejection ratio	Vripple = -20dBV, 100Hz	-	50	-	dB
MUTE	Mute Attenuation	Vin=-3dBV	-	80	-	dB
<b>AC Characteristics</b>						
Vo	Maximum output voltage swing	(THD+N)/S < 0.3%	-	2	-	Vpp
THD+N	Total harmonic distortion plus noise		-	-69	-64	dB
S/N	Signal-to-noise ratio		85	90	-	dB

## TYPICAL PERFORMANCE CHARACTERISTICS


( $T_a=25^\circ C$ ,  $V_{REF}$  Cap=10uF; unless otherwise specified)




THD+N vs. output voltage




THD+N vs. output voltage




THD+N vs. output voltage




THD+N vs. frequency




Channel separation vs. frequency




Quiescent current vs. supply voltage



PSRR vs. frequency



PSRR vs. frequency




PSRR vs. frequency

## I<sup>2</sup>C BUS DESCRIPTION

### Start and stop conditions


A start condition is activated when the SCL is set to HIGH and SDA shifts from HIGH to LOW state. The stop condition is activated when SCL is set to HIGH and SDA shifts from LOW to HIGH state. Please refer to the timing diagram below.



SCL : Serial Clock Line, SDA : Serial Data Line

### Data validity

A data on the SDA line is considered valid and stable only when the SCL signal is in HIGH state. The HIGH and LOW states of the SDA line can only change when the SCL signal is LOW. Please refer to the figure below.




### Byte format

Every byte transmitted to the SDA line consists of 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transmitted first.


### Acknowledge

During the Acknowledge clock pulse, the master (up) put a resistive HIGH level on the SDA line. The peripheral (audio processor) that acknowledges has to pull-down (LOW) the SDA line during the Acknowledge clock pulse so that the SDA line is in a stable LOW state during this clock pulse. Please refer to the diagram below.



The audio processor that has been addressed has to generate an Acknowledge after receiving each byte, otherwise, the SDA line will remain at the HIGH level during the ninth (9<sup>th</sup>) clock pulse. In this case, the master transmitter can generate the STOP information in order to abort the transfer.

## Timing of SDA and SCL bus lines




## Standard mode

Symbol	Parameter	Min	Max	Unit
$f_{SCL}$	SCL clock frequency	0	100	kHz
$t_{HD:STA}$	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	-	us
$t_{LOW}$	LOW period of the SCL clock	4.7	-	us
$t_{HIGH}$	HIGH period of the SCL clock	4.0	-	us
$t_{SU:STA}$	Set-up time for a repeated START condition	4.7	-	us
$t_{HD:DAT}$	Data hold time: For I <sup>2</sup> C-bus devices	0	3.45	us
$t_{SU:DAT}$	Data-set-up time	250	-	ns
$t_r$	Rise time of both SDA and SCL signals	-	1000	ns
$t_f$	Fall time of both SDA and SCL signals	-	300	ns
$t_{SU:STO}$	Set-up time for STOP condition	4.0	-	us
$t_{BUF}$	Bus free time between a STOP and START condition	4.7	-	us
$C_b$	Capacitive load for each bus line	-	400	pF
$V_{nL}$	Noise margin at the LOW level for each connected device (including hysteresis)	$0.1V_{DD}$	-	V
$V_{nH}$	Noise margin at the HIGH level for each connected device (including hysteresis)	$0.2V_{DD}$	-	V

## BUS INTERFACE


Data are transmitted to and from the MCU to the MS6258 via the SDA and SCL. The SDA and SCL make up the BUS interface. It should be noted that pull-up resistors must be connected to the positive supply voltage.



### Interface protocol

The format consists of the following

- A START condition
- A chip address byte including the MS6258 address. (7bits)
- The 8<sup>th</sup> bit of the byte must be “0”.(write=0, read=1)
- MS6258 must always acknowledge the end of each transmitted byte.
- A data sequence (N-bytes + Acknowledge)
- A STOP condition



### Protocol Address

**Pin1(A.O.) = Low or Open**

1	0	0	0	1	0	0	0
← 7 bits address →							W
← MS6258 address →							

**Pin1(A.O.) = High**

1	0	0	0	1	1	0	0
← 7 bits address →							W
← MS6258 address →							

## Data bytes description

Function bits								Function
MSB							LSB	
1	1	1	1	1	1	1	1	Function off (-79dB)
1	1	0	1	A3	A2	A1	A0	2-channel, -1dB/step
1	1	1	0	0	B2	B1	B0	2-channel, -10dB/step
1	0	1	0	A3	A2	A1	A0	Left channel, -1dB/step
1	0	1	1	0	B2	B1	B0	Left channel, -10dB/step
0	0	1	0	A3	A2	A1	A0	Right channel, -1dB/step
0	0	1	1	0	B2	B1	B0	Right channel, -10dB/step
1	1	0	0	C3	C2	C1	C0	2-channel, +1dB/step
0	1	1	0	C3	C2	C1	C0	Left channel, +1dB/step
0	1	0	1	C3	C2	C1	C0	Right channel, +1dB/step
0	1	0	0	0	0	0	0	Stereo1
				0	0	0	1	Stereo2
				0	0	1	0	Stereo3
				0	0	1	1	Stereo4
0	1	1	1	0	0	0	1	Power off preparation (pop noise free)
				1	0	0	1	2-channel, mute On
				1	0	0	0	2-channel, mute Off

Gain / Attenuation bits				Attenuation (dB)		Gain (dB)
A3	A2	A1	A0	A	B	C
-	B2	B1	B0			
C3	C2	C1	C0			
0	0	0	0	0	0	0
0	0	0	1	-1	-10	+1
0	0	1	0	-2	-20	+2
0	0	1	1	-3	-30	+3
0	1	0	0	-4	-40	+4
0	1	0	1	-5	-50	+5
0	1	1	0	-6	-60	+6
0	1	1	1	-7	-70	+7
1	0	0	0	-8	-	+8
1	0	0	1	-9	-	+9
1	0	1	0	-	-	+10
1	0	1	1	-	-	+11
1	1	0	0	-	-	+12
1	1	0	1	-	-	+13
1	1	1	0	-	-	+14
1	1	1	1	-	-	+15

1. Attenuation bit, Ax = -1dB/step, Bx = -10dB/step

2. Gain bit, Cx = +1dB/step


3. Total gain / attenuation equal Ax + Bx + Cx.

4. The function of power off preparation is to prevent pop noise when power off.


## Example

Mute off

The initial condition is -79dB and mute on when power on. The first command must disable the mute function.




Set gain of 2 channel at 0dB, and selected stereo 1 input.




Set gain of 2 channel at 6dB, and selected stereo 2 input.

The value of attenuation must be set zero when the volume from attenuation to gain.




Set gain of 2 channel at -3dB, and selected stereo 3 input.

The value of gain must be set zero when the volume from gain to attenuation.




Set attenuation of left channel at -33dB, and selected stereo 4 input.




An example of the volume control. (Volume = Ax + Bx + Cx)


Set two channels at 0dB. (Ax + Bx + Cx = 0dB + 0dB + 0dB)




next, the volume changes from 0dB to -9dB. (Ax + Bx + Cx = -9dB + 0dB + 0dB)




next, the volume changes from -9dB to -19dB. (Ax + Bx + Cx = -9dB + -10dB + 0dB)




next, the volume changes from -19dB to -20dB. (Ax + Bx + Cx = 0dB + -20dB + 0dB)





next, the volume changes from -20dB to -14dB. (Ax + Bx + Cx = 0dB + -20dB + 6dB)



next, the volume changes from -14dB to +6dB. (Ax + Bx + Cx = 0dB + 0dB + 6dB)




Note: We suggest the gain is set as the power is up. For example, set and fix the gain +10dB, the volume range will be controlled from +10dB to -69dB.

**APPLICATION INFORMATION****Basic application example****Basic application flowchart**

1. The initial condition is -79dB, gain 0dB and mute on when power on.
2. In order to prevent pop noise when power on, please wait 1 sec to transmit I<sup>2</sup>C command.


## EXTERNAL DIMENSIONS


## SSOP16



## TAPE AND REEL (Unit : mm)

## SSOP16



**DEMO BOARD****Function description****Label 1: Supply Voltage**

The AVDD and DVDD should be the same supply voltage, the supply range is 2.7~6.5 VDC.

**Label 2: LED Indicator**

The LEDs indicate the chip status and IR received status. It keeps on a light state when the MS6257 is active. The other hand, keeps on a dark state when the MS6257 is power-off. It is red-dark blink once when the MCU has received the function code correctly.

**Label 3: Reset**

All I/O pins are reset to default values. Volume 0dB and Mute on.

**Label 4: Input section**

Please input stereo audio signal, as music or sine wave.


**Label 5: I2C Address option**

As the jump is closed, the address code is 88H. As the jump is open, the address code is 8CH.

**Label 6: Output section**

Please connected to a post-power-amplifier, as stereo speaker.

## IR Controller



MS6258

Gain And Attenuation Volume Controller IC

MOSA

www.mosanalog.com

**2-CH+** : The volume-up switch for stereo channel

The volume increase by +1dB as the switch is pressed once, the maximum value is up to +15dB.

The default value is 0dB on initial status.

L-channel and R-channel are active synchronic.

**2-CH-** : The volume-down switch for stereo channel

The volume decrease by -1dB as the switch is pressed once, the minimum value is up to -79dB.

L-channel and R-channel are active synchronic.

**LCH+** : The volume-up switch for left channel

The volume increase by +1dB as the switch is pressed once, the maximum value is up to +15dB.

**LCH-** : The volume-down switch for left channel

The volume decrease by -1dB as the switch is pressed once, the minimum value is up to -79dB.

**RCH+** : The volume-up switch for right channel

The volume increase by +1dB as the switch is pressed once, the maximum value is up to +15dB.

**RCH-** : The volume-down switch for right channel

The volume decrease by -1dB as the switch is pressed once, the minimum value is up to -79dB.

**MUTE** : Press the switch once to enter mute-on or mute-off.

The default status is mute-off on initial status.

**IN1~IN4** : Stereo channel selection

There are four sets, stereo 1 to 4. The default channel is stereo 1 on initial status.

## Circuit

